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Abstract—Recent research has shown that tests generated
without taking process variation into account may lead to loss
of test quality. At present there is no efﬁcient device-level
modeling technique that models the effect of process variation
on resistive bridges. This paper presents a fast and accurate
technique to model the effect of process variation on resistive
bridge defects. The proposed model is implemented in two
stages: ﬁrstly, it employs an accurate transistor model (BSIM4)
to calculate the critical resistance of a bridge; secondly, the
effect of process variation is incorporated in this model by using
three transistor parameters: gate length (L), threshold voltage
(V𝑡ℎ) and effective mobility (𝜇𝑒𝑓𝑓), where each follow Gaussian
distribution. Experiments are conducted on a 65-nm gate library
(for illustration purposes), and results show that on average the
proposed modeling technique is more than 7 times faster and in
the worst case, error in bridge critical resistance is 0.8% when
compared with HSPICE.
Index Terms—Resistive bridge fault, process variation, fault
model, deep-submicron defect.
I. INTRODUCTION
The impact of process variation on integrated circuit per-
formance cannot be ignored due to continuous scaling of
CMOS [1]–[3]. Fabrication process variation is mainly due to
sub-wavelength lithography, random dopant distribution, line
edge roughness and stress engineering [4]–[6]. There is a
general consensus in research community that transistor gate
length and threshold voltage are the two leading sources of
process variation; recently mobility (𝜇𝑒𝑓𝑓) has also emerged
as a source of variation due to variation in effective strain in a
strained silicon process and should be included in the analysis
together with the other two parameters, i.e., L and V𝑡ℎ [6]. In
a recent study, it has been shown that more than 30% error
in the drive current of a transistor is observed on a 65-nm
device due to process variation, when compared to a transistor
nominal operating conditions [6]. Process variation also has
negative effect on the quality of manufacturing test, leading to
test escapes as in the case of bridge defects [7].
Resistive bridge fault (RBF) (Fig. 1) represents a major
class of defects in deep-submicron CMOS and have received
increased attention on modeling, simulation and test gener-
ation [8]–[12]. Manufacturing test employs fault models for
testing digital circuits, which are meant to emulate the physical
behaviour of a defect at device level. Accurate fault models
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Fig. 1. Resistive Bridge forming potential circuit fault.
are important for fault simulation, test generation and fault
diagnosis [13], [14]. Using ISCAS 85, 89 benchmarks and
a 45-nm gate library, a recent study has shown that tests
generated for nominal scenario without considering process
variation can lead to as much as 10% loss of test quality due
to additional faults [7].
In nominal operating conditions (without modeling the effect
of process variation) available bridge fault modeling techniques
can be categorized into two main classes: SPICE-based [12]
and Fitted Models [15]. These two models offer a trade-off
between speed and accuracy as described in Section III. In this
paper, we propose a variation-aware fault modeling technique,
which is fast and accurate, when compared with HSPICE.
This is achieved by employing a two stage modeling tech-
nique. Firstly, the most recent transistor model from Berkeley
Short-Channel IGFET Model (BSIM4) is used to determine
the critical resistance of a bridge using the I-V𝑑𝑠 model of
BSIM4 [16]. The BSIM4 transistor model is valid across all
operating modes of the transistor and uses accurate models that
relate different electrical parameters with device structure and
takes into account various inter-dependencies between different
transistor parameters, which allows accurate variation-aware
modeling. Secondly, the effect of process variation on the
critical resistance (of a bridge) is modeled by incorporating
ﬂuctuations in three transistor parameters: gate length (L),
threshold voltage (V𝑡ℎ) and mobility (𝜇𝑒𝑓𝑓) [6]. Temperature
and supply voltage is assumed to be ﬁxed, i.e., no variation.
The proposed modeling technique can be extended to take into
account the effect of supply voltage and temperature variations,
as described at the end of Section IV-B. We have analyzed both
un-correlated and correlated parameter ﬂuctuations. The un-
correlated parameter ﬂuctuations are modeled by considering
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these three parameters with Gaussian distribution [6]. The
effect of (within-die) spatially correlated parameter ﬂuctuations
are modeled by using a correlation co-efﬁcient on transistor
gate length (L), which is identiﬁed as the major contributor
of such variations [17]. Note the parameter ﬂuctuations (cor-
related or otherwise) do not imply that these parameters are
independent, for example as L decreases, V𝑡ℎ also decreases,
this effect is also known as V𝑡ℎ roll-off [16]. Experimental
results verify that the proposed technique is efﬁcient when
compared to HSPICE results in terms of accuracy and speed.
The paper is organized as follows: Section II gives an
overview of resistive bridge defects and describes the change
in their behaviour due to process variation leading to test
escapes. The available fault modeling techniques and their
limitations are discussed in Section III. The proposed variation
aware bridge modeling technique is discussed in Section IV.
Experimental setup and results are reported in Section V, and
ﬁnally Section VI concludes the paper.
II. PRELIMINARIES
Due to process variation, the behaviour of a resistive bridge
deviates from the one in nominal operating conditions, leading
to test escapes. This change in behaviour and its effect on test
is brieﬂy described in this section.
A typical bridge fault behavior in nominal scenario is
illustrated in Fig. 1 and Fig. 2. Fig. 1 shows a resistive bridge
Rsh,D 1 and D2 are the gates driving the bridged nets, while
S1,S 2 and S3 are the successor gates. Let us assume that the
output of D1 is driven high and the output of D2 is driven
low. The dependence of the voltage levels on the outputs
of D1 (V1) and D2 (V0) on the equivalent resistance of the
physical bridge is shown in Fig. 2 (based on SPICE simulation
using 65-nm library). To translate this analog behavior into
the digital domain, the input threshold voltage levels 𝐿𝑡ℎ1,
Fig. 3. Change in drive current (due to process variation) from the behaviour
shown in Fig. 2 leading to test escapes.
𝐿𝑡ℎ2 and 𝐿𝑡ℎ3 of the successor gates S1,S 2 and S3 have
been added to the plot shown in Fig. 2. The logic threshold
of a gate input is deﬁned as the input voltage at which the
output reaches half of the supply voltage, while other inputs
of the gate are at non-controlling value(s) [18]. For each value
of the bridge resistance 𝑅𝑠ℎ ∈ [0,∞), the logic values read
by inputs I1,I 2 and I3 can be determined by comparing 𝑉1
and 𝑉0 with the input threshold voltage of the corresponding
input. These values are shown in the second part of Fig. 2
(marked as “digital domain”). Crosses are used to mark the
faulty logic values and ticks to mark the correct ones. It can
be seen that, for bridges with 𝑅𝑠ℎ >𝑅 𝐼2, the logic behavior
at the fault site is fault-free (all inputs read the correct value),
while for bridges with 𝑅𝑠ℎ between 0 and 𝑅𝐼2, one or more
of the successor inputs are reading a faulty logic value. A
number of bridge resistance intervals can be identiﬁed based
on the corresponding logic behavior. For example, bridges
with 𝑅𝑠ℎ ∈ [0,𝑅 𝐼3] exhibit the same faulty behavior in the
digital domain (all successor inputs read the faulty logic value),
similarly, for bridges with 𝑅𝑠ℎ ∈ [𝑅𝐼3,𝑅 𝐼1], successor gates
S1 and S2 reads the faulty value, while S3 reads the correct
value. For the resistance range 𝑅𝑠ℎ ∈ [𝑅𝐼1,𝑅 𝐼2], all successor
gates other than S2 read the correct logic value, and ﬁnally
for 𝑅𝑠ℎ >𝑅 𝐼2 all the successor gates read the correct logic
value. Consequently, each interval [𝑅𝑎,𝑅 𝑎+1] corresponds to
a distinct logic behavior occurring at the bridge fault site.
The 𝑅𝑠ℎ value corresponding to 𝑅𝐼2 is normally referred to
as “critical resistance” (R𝑐𝑟𝑖𝑡), as it represents the crossing
point between faulty and correct logic behavior. Methods for
determining the critical resistance have been presented in
several publications [19], [11]. The value of critical resistance
of a bridge has time-dependency, i.e., it is different for static
test and dynamic test; the proposed model is developed for
static test. These distinct logic behaviors at the bridge fault
site are referred to as Logic Faults, where each individual logic
fault comprises of the following variables: boolean input to the
driving gates, boolean values interpreted by the driven inputs of
the successor gates (I1,I 2 and I3,a si nF i g .1 )a n dt h ec o v e r e d
resistance range of the bridge 𝑅𝑠ℎ. Fig. 2 shows three logic
faults (marked as “LF1”, “LF2” and “LF3”) corresponding to
distinct logic behaviours occurring at the bridge fault-site. The
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Fig. 4. Nominal operating conditions: HSPICE and Fitted Model.
fault domain of a bridge fault-site comprises of the union of
individual logic faults.
Due to process variation, the behaviour of the resistive
bridge deviates from the nominal scenario (Fig. 2). It affects
two important parameters, i.e., drive current of driving gates
(D1 and D2) and and logic threshold voltages of the driven
gates (S1,S 2 and S3) [7]. The change in these two parameters
may introduce additional logic faults resulting in expanding
the fault domain of a bridge fault-site.
These two parameters are examined individually to clearly
illustrate the impact of their change, however in practice
(and in all the experiments reported in this paper) these
two parameters vary together and exhibit commulative effect.
First, we illustrate the effect of drive current variation of
the driving gates, while keeping the original logic threshold
voltages of the driven gates. This is shown in Fig. 3, which
shows an increase in the voltages on the two nets (V1 and
V0 for the same value of 𝑅𝑠ℎ) and change in the covered
resistance range. It can be seen that in comparison to the
nominal scenario shown in Fig. 2, the critical resistance has
changed as 𝑅𝑠ℎ ∈ [ ¯ 𝑅𝐼2, ¯ 𝑅𝐼3] now covers the maximum
resistance range. From test generation point of view, a test
generated to propagate the fault effect through I2 (gate S2 as
in the case of nominal scenario) will lead to a test escape, as
𝑅𝑠ℎ ∈ [ ¯ 𝑅𝐼2, ¯ 𝑅𝐼3] will be missed. Therefore in this case, an
additional test is needed to propagate the fault effect through
I3 (gate S3) to cover the new logic fault, added to the fault
domain. Similarly, the change in logic threshold voltage of the
driven gates also leads to test escapes as demonstrated in [20].
III. ANALYSIS OF AVAILABLE MODELING TECHNIQUES
This section examines the available device-level fault models
for resistive bridge defects and their limitations in modeling
the effect of process variation. In general, the available fault
models (in nominal operating conditions) can be categorized
into two: SPICE-based [7] and Fitted Models [15]. These
two models offer a trade-off between speed and accuracy.
SPICE-based Models offer high accuracy at the expense of
long simulation time and the Fitted Models offer very fast
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Fig. 5. Effect of gate length variation: HSPICE and Fitted Model.
computation time but are less accurate than SPICE-based
Models.
The only investigation, we are aware of, that integrates
the effect of process variation in a resistive bridge model is
reported in [7], [20]. It uses a SPICE-based Model, and to
integrate the effect of process variation, it uses the following
four transistor parameters: threshold voltage (V𝑡ℎ), width (W),
length (L) and oxide thickness (T𝑜𝑥). These parameters are
assumed to be statistically independent and are varied by Gaus-
sian distribution with a standard deviation of approximately
10% of mean value. The experiments are conducted on a
45-nm gate library with Predictive Technology Model (PTM)
transistor models [21]. For each bridge fault-site, it uses SPICE
simulation to determine the voltages (V1 and V0 as in Fig. 1)
at discrete bridge resistance intervals and stores the outcome in
a database for subsequent use. The nominal values of V1 and
V0 are then used to generate new set of variation-induced logic
faults by Monte-Carlo simulation and for this purpose the four
parameters are varied through 500 permutations to generate a
new set of variation-induced logic faults (Fig. 3). This method
has two limitations: Firstly, when scaling from one technology
node to another, the database (with SPICE information) needs
to be re-generated, as that is technology-speciﬁc; Secondly,
the database generation (per technology node) requires long
computation time. A recent study has reported that it took
nearly a week with 8 computers working in parallel to generate
a database for ISCAS 85, 89 benchmarks [20].
The database generation can be avoided by calculating the
critical resistance of a bridge by using I-V𝑑𝑠 based electrical
equation of a Shockley transistor model [9]. Since Shockley
model is a simple transistor model [22], [23], curve ﬁtting is
used to match the results with SPICE data, leading to what
is called a “Fitted Model”, which uses additional co-efﬁcients
to achieve higher accuracy than Shockley model [15], [24].
The Fitted Model is intended for nominal operating conditions
and only 0.4% worst-case error is reported when compared
with SPICE results on a 0.35𝜇m gate library [15]. When
considering the effect of process variation, the problem with
the Fitted Model is that of accuracy, i.e., the percentage of
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effect of process variation on the Fitted Model, we also used
the I-V𝑑𝑠 equation of the Shockley model and a 65-nm PTM
transistor model card [21]. We ﬁrst ﬁtted the I-V𝑑𝑠 model using
HSPICE simulation results in nominal operating conditions,
and the results are shown in Fig. 4, these plots are generated
by increasing V𝑔𝑠 from 0-V to 1.2-V with a step size of 0.3-V.
It can be seen that the Fitted Model matches well with that of
HSPICE in nominal operating conditions. Next, we introduced
the effect of process variation by varying the transistor gate
length by 5-nm (for illustration purposes) and re-generated
the plots using HSPICE and the Fitted Model. The result is
shown in Fig. 5, as can be seen the Fitted Model deviates
from HSPICE simulated results. This is because, the Fitted
Model uses a simple Shockley transistor model, which does
not take the effect of process variation into account, leading to
inaccurate results. To improve its accuracy, additional models
that relate the inter-dependencies between different transistor
parameters are needed [25]. For example, scaling of the gate
length results in reducing V𝑡ℎ, while increasing subthreshold
swing and Drain Induced Barrier Lowering (DIBL). Therefore
to accurately model the impact of process variation, more
accurate transistor models should be used to relate different
electrical parameters with the device structure. This means that
curve ﬁtting at nominal operating conditions using a simple
(Shockley) transistor model and SPICE simulation data can not
be extended to accurately model the effect of process variation
in deep-submicron devices.
IV. VARIATION-AWARE MODELING TECHNIQUE
From the discussion in the previous section, it is observed
that the available modeling techniques for resistive bridges
are either time consuming or can not be used (as such) to
model the effect of process variation on resistive bridges. It
gives motivation to develop a process variation-aware modeling
technique that is fast and accurate. This is achieved by employ-
ing a two stage modeling technique. Firstly, the most recent
transistor model (BSIM4) is used to determine the critical
resistance of a bridge using the I-V𝑑𝑠 model of BSIM4. This
I-V𝑑𝑠 model requires approximating the V𝑑𝑠 voltage across
the transistors driving the bridge. The BSIM4 model and the
approximation method to determine the critical resistance of
a bridge is described in Section IV-A. Secondly, the effect
of process variation on the critical resistance (of a bridge) is
modeled by integrating ﬂuctuations in three parameters (L, V𝑡ℎ
and 𝜇𝑒𝑓𝑓) [6], [17], as described in Section IV-B.
A. Bridge Critical Resistance Calculation using BSIM4
The critical resistance of a bridge is calculated by using the
BSIM4 (BSIM4.6.4) transistor model, which is valid across all
operating (active and saturation) regions. It accurately relates
different electrical parameters with device structure and takes
into account various inter-dependencies between different tran-
sistor parameters, it is therefore well-suited to model the effect
of process variations [16]. The following equation models the
I-V𝑑𝑠 characteristics of an NMOS transistor:
𝐼𝑑𝑠 =
𝐼𝑑𝑠0 ⋅ 𝑁𝐹
1+𝑅𝑑𝑠⋅𝐼𝑑𝑠0
𝑉𝑑𝑠𝑒𝑓𝑓
[
1+
1
𝐶𝑐𝑙𝑚
𝑙𝑛
(
𝑉𝐴
𝑉𝐴𝑠𝑎𝑡
)]
⋅
(
1+
𝑉𝑑𝑠 − 𝑉𝑑𝑠𝑒𝑓𝑓
𝑉𝐴𝐷𝐼𝐵𝐿
)
⋅
(
1+
𝑉𝑑𝑠 − 𝑉𝑑𝑠𝑒𝑓𝑓
𝑉𝐴𝐷𝐼𝑇𝑆
)
⋅
(
1+
𝑉𝑑𝑠 − 𝑉𝑑𝑠𝑒𝑓𝑓
𝑉𝐴𝑆𝐶𝐵𝐸
)
(1)
where, 𝐼𝑑𝑠 is the drain current equation for both linear
and saturation regions, 𝐼𝑑𝑠0 is the drain current valid from
the subthreshold to the strong inversion regime and is given
by Eq. (2), 𝑁𝐹 is the number of device ﬁngers, 𝑅𝑑𝑠 is the
source/drain resistance, 𝑉𝑑𝑠 is the source/drain voltage, 𝑉𝑑𝑠𝑒𝑓𝑓
is the effective V𝑑𝑠, 𝐶𝑐𝑙𝑚 is the channel length modulation, 𝑉𝐴
is the Early voltage, 𝑉𝐴𝑠𝑎𝑡 is the Early voltage at 𝑉𝑑𝑠 = 𝑉𝑑𝑠𝑎𝑡,
𝑉𝐴𝐷𝐼𝐵𝐿 is the Early voltage due to Drain Induced Barrier
Lowering (DIBL), 𝑉𝐴𝐷𝐼𝑇𝑆 is the Early voltage due to Drain
Induced Threshold Shift (DITS), 𝑉𝐴𝑆𝐶𝐵𝐸 is the Early voltage
due to substrate current induced body effect (SCBE).
𝐼𝑑𝑠0 =
𝑊𝜇𝑒𝑓𝑓𝑄𝑐ℎ0𝑉𝑑𝑠
(
1 − 𝑉𝑑𝑠
2𝑉𝑏
)
𝐿
(
1+ 𝑉𝑑𝑠
𝐸𝑠𝑎𝑡𝐿
) (2)
where, 𝜇𝑒𝑓𝑓 is the effective mobility of the carriers, 𝑄𝑐ℎ0
is the channel charge density, 𝑉𝑏 is given by
(𝑉𝑔𝑠𝑡𝑒𝑓𝑓+2𝑣𝑡)
𝐴𝑏𝑢𝑙𝑘 ,
𝑉𝑔𝑠𝑡𝑒𝑓𝑓 is the effective (𝑉𝑔𝑠 − 𝑉𝑡ℎ), 𝑣𝑡 is the thermal voltage,
𝐴𝑏𝑢𝑙𝑘 models the bulk charge effect, 𝐸𝑠𝑎𝑡 is the critical electric
ﬁeld at saturated carrier velocity.
The above two equations can be solved using the device
parameters (per transistor) through a transistor model card (for
example, PTM [21]) and the variables (for example, 𝐶𝑐𝑙𝑚,
𝑉𝐴𝐷𝐼𝐵𝐿, 𝑉𝐴𝐷𝐼𝑇𝑆 etc) of Eq. (1) and Eq. (2) are obtained from
the BSIM4 transistor model equations [16]. These equations
are used to calculate the critical resistance of a bridge defect
and have been validated by comparing the results with HSPICE
using 65-nm PTM model card [21].
Next, we explain the V𝑑𝑠 approximation method for critical
resistance calculation by using the algorithm shown in Fig. 7
for both NMOS and PMOS transistors. The fault-site shown
in Fig. 6-(a) is used as an example, where two inverters
are driving the bridge (R𝑠ℎ), I0 is the current through the
resistor. The value of 𝑅𝑠ℎ can be calculated by the following
expression:
𝑅𝑠ℎ =
(𝑉1 − 𝑉0)
𝐼0
(3)
Using the logic threshold voltage (L𝑡ℎ𝐴, obtained through
HSPICE simulation) of the driven gate “A” (Fig. 6), 𝑉1 is
𝐿𝑡ℎ𝐴, which can be used to calculate I0 through the I-V𝑑𝑠
relationship shown in Eq. (1), i.e., 𝐼0 = 𝐼𝑝(𝑉𝑑𝑠,𝑝), where
𝑉𝑑𝑠,𝑝 = 𝐿𝑡ℎ𝐴 − 𝑉𝑑𝑑. The only unknown variable left in
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Eq. (3) is 𝑉0, which can be approximated by using the
algorithm shown in Fig. 7 (since 𝐼0 = 𝐼𝑛(𝑉0), which implies
𝑉0 = 𝐼−1
𝑛 (𝐼0)). In Fig. 7 the value of 𝑉0 is gradually
incremented (step-6) until the relative difference of 𝐼0 and 𝐼𝑛
(𝐼𝑛 is represented by 𝐼𝑡𝑚𝑝) is smaller than the speciﬁed limit,
as determined by step-8 of the algorithm. The value of 𝑉0 is
then used together with the other two variables (𝑉1 and 𝐼0)
to calculate 𝑅𝑠ℎ using Eq. (3). The same procedure can be
repeated for PMOS transistor, starting with the value of 𝑉0 as
the logic threshold of gate “B”, i.e., 𝐿𝑡ℎ𝐵. In case of transistors
in parallel, the effective 𝑊
𝐿 is calculated before starting the
algorithm.
Next, we show how to approximate the value of I0 in the
case where two transistors are in series (Fig. 6-(b)). In this case,
𝑅𝑠ℎ (Eq. (3)) is calculated starting with the logic threshold
voltage of gate “B”, i.e., 𝑉0 = 𝐿𝑡ℎ𝐵. 𝑉0 is used to calculate
𝐼0 using the algorithm shown in Fig. 8 for (NMOS or PMOS)
transistors in series. It can be seen that the currents through
the two NMOS transistors (𝐼𝑛1 and 𝐼𝑛2) are calculated by
approximating the value of 𝑉𝑥, starting with 𝑉0
2 as shown
in step-3. This is used to generate the intermediate values
of 𝐼0, which further improve the approximation of 𝑉𝑥 (step-
8). This process is repeated until the difference in 𝐼𝑛1 and
𝐼𝑛2 is smaller than 1𝜇A, which usually requires very small
(5 or less) number of iterations. The difference of less than
1𝜇A provides a close approximation of I-V𝑑𝑠 when compared
with the HSPICE results. The value of 𝐼0 is then used to
calculate 𝑉1 using the algorithm (Fig. 7). Finally, all three
variables (𝑉0, 𝑉1 and 𝐼0) are used to calculate R𝑠ℎ using
Eq. (3). A similar algorithm is used for PMOS transistors (in
series, by step-11 to step-17). It can be extended to calculate
𝐼0 for more than 2 transistors in series, for example in case
of 3 transistors, step-3 is changed with 𝑉0
3 and approximating
Input: 𝐼0
Output: 𝑉0 or 𝑉1
1: Read the PTM model card.
// Model card is needed for parameters in Eq. (1)
2: 𝑉𝑡𝑚𝑝 = 0, STEP = 0.0005
3: 𝐼𝑡𝑚𝑝 =0 ,L I M I T=0 . 0 0 5
// The values of LIMIT and STEP are chosen after
// detailed analysis.
4: if NMOS then
5: repeat
6: 𝑉𝑡𝑚𝑝 = 𝑉𝑡𝑚𝑝 + STEP
7: 𝐼𝑡𝑚𝑝 = 𝐼𝑛(𝑉𝑡𝑚𝑝); with 𝑉𝑏𝑠 =0and 𝑉𝑔𝑠 = 𝑉𝑑𝑑
// 𝐼𝑡𝑚𝑝 is calculated by using Eq. (1)
8: until
[
∣𝐼0−𝐼𝑡𝑚𝑝∣
𝐼0 ≥ 𝐿𝐼𝑀𝐼𝑇
]
9: return (𝑉𝑡𝑚𝑝)
// V0 = 𝑉𝑡𝑚𝑝
10: else
11: repeat
12: 𝑉𝑡𝑚𝑝 = 𝑉𝑡𝑚𝑝 - STEP
13: 𝐼𝑡𝑚𝑝 = 𝐼𝑝(𝑉𝑡𝑚𝑝); with 𝑉𝑏𝑠 =0and 𝑉𝑔𝑠 = −𝑉𝑑𝑑
// 𝐼𝑡𝑚𝑝 is calculated by using Eq. (1)
14: until
[
∣𝐼0−𝐼𝑡𝑚𝑝∣
𝐼0 ≥ 𝐿𝐼𝑀𝐼𝑇
]
15: return (𝑉𝑑𝑑 + 𝑉𝑡𝑚𝑝)
// V1 = 𝑉𝑑𝑑 + 𝑉𝑡𝑚𝑝
16: end if
Fig. 7. 𝑉𝑑𝑠 approximation algorithm for N/P transistor.
currents through each transistor i.e., 𝐼𝑛1, 𝐼𝑛2 and 𝐼𝑛3 using
their respective V𝑑𝑠 voltages to calculate the value of 𝐼0.N o t e
that previously [15] has used Eq. (2) and a V𝑑𝑠 approximation
method to calculate the critical resistance of a bridge in normal
operating conditions, but that work does not include the effect
of process variation, which is described next.
B. Incorporation of Process Parameter Variation
We ﬁrst explain process variation modeling by using mutu-
ally independent parameter ﬂuctuations (without spatial corre-
lation) followed by a description of modeling within-die spatial
correlation effects. A recent study describes the parameter
extraction technique (for process variation) using a 65-nm
CMOS library with a PTM model [6], [21]. Three transistor
parameters are recognized as the leading sources of process
variation, which include: gate length (L), threshold voltage
(𝑉𝑡ℎ), and mobility1 (𝜇𝑒𝑓𝑓). These parameters follow Gaussian
distribution with standard deviations of 4% for L, 5% for
𝑉𝑡ℎ and 21% for 𝜇𝑒𝑓𝑓. Negligible spatial correlation is found
in between these parameters, i.e., they can be treated as
independent random variables following Gaussian distribution.
1Mobility varies due to variation in effective strain in a strained silicon
process [6].
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Output: 𝐼0
1: Read the PTM model card.
// Model card is needed for parameters in Eq. (1)
2: if NMOS then
3: 𝑉𝑥 = 𝑉0
2
// Fig. 6-(b) shows 𝑉𝑥
4: repeat
5: 𝐼𝑛1 = 𝐼𝑛(𝑉0 − 𝑉𝑥);
with 𝑉𝑏𝑠 = −𝑉𝑥 and 𝑉𝑔𝑠 = 𝑉𝑑𝑑 − 𝑉𝑥
6: 𝐼𝑛2 = 𝐼𝑛(𝑉𝑥); with 𝑉𝑏𝑠 =0 𝑉 and 𝑉𝑔𝑠 = 𝑉𝑑𝑑
// 𝐼𝑛1 and 𝐼𝑛2 are calculated by using Eq. (1)
7: 𝐼0 =
(𝐼𝑛1+𝐼𝑛2)
2
8: 𝑉𝑥 = 𝐼−1
𝑛 (𝐼0); with 𝑉𝑏𝑠 =0 𝑉 and 𝑉𝑔𝑠 = 𝑉𝑑𝑑
// Using Algorithm shown in Fig. 7
9: until (∣𝐼𝑛1 − 𝐼𝑛2∣≥1𝜇𝐴)
10: else
11: 𝑉𝑦 =
(𝑉1+𝑉𝑑𝑑)
2
// Fig. 6-(b) shows 𝑉𝑦
12: repeat
13: 𝐼𝑝1 = 𝐼𝑝(𝑉1 − 𝑉𝑦);
with 𝑉𝑏𝑠 = 𝑉𝑑𝑑 − 𝑉𝑦 and 𝑉𝑔𝑠 = −𝑉𝑦
14: 𝐼𝑝2 = 𝐼𝑝(𝑉𝑦 −𝑉𝑑𝑑); with 𝑉𝑏𝑠 =0 𝑉 and 𝑉𝑔𝑠 = −𝑉𝑑𝑑
// 𝐼𝑝1 and 𝐼𝑝2 are calculated by using Eq. (1)
15: 𝐼0 =
(𝐼𝑝1+𝐼𝑝2)
2
16: 𝑉𝑦 = 𝐼−1
𝑝 (𝐼0); with 𝑉𝑏𝑠 =0 𝑉 and 𝑉𝑔𝑠 = −𝑉𝑑𝑑
// Using Algorithm shown in Fig. 7
17: until (∣𝐼𝑝1 − 𝐼𝑝2∣≥1𝜇𝐴)
18: end if
19: return (𝐼0)
Fig. 8. 𝐼0 approximation algorithm for two transistor in series.
TABLE I
VARIED PROCESS PARAMETERS
Parameter Mean (𝜇) Std. Deviation (𝜎)
L 60-nm ±4% (2.4-nm)
V𝑡ℎ𝑛 0.423-V ±5% (21.15-mV)
V𝑡ℎ𝑝 -0.365-V ±5% (18.25-mV)
𝜇𝑒𝑓𝑓𝑛 491 cm2/V.s ±21% (103.1 cm2/V.s)
𝜇𝑒𝑓𝑓𝑝 57.4 cm2/V.s ±21% (12.05 cm2/V.s)
These results are validated by comparing with the measured
data using a fabricated device.
Our experiments are based on a ST Microelectronics 65-
nm gate library using the same PTM model cards that are
used in [6], which is why we have also assumed the same
parameter ﬂuctuations. The mean and standard deviation for
both NMOS/PMOS transistors are shown in Table I. The
calculated standard deviation of 𝑉𝑡ℎ is also compared with
the 𝜎𝑉𝑡ℎ value using the relationship presented in an earlier
publication [26], and only a small difference (around 5-mV)
is found for both the NMOS and PMOS transistors.
𝜎𝑉𝑡ℎ =3 .19 × 10−8
(
𝑡𝑜𝑥 ⋅ 𝑁0.4
𝐴
)
√
𝐿𝑒𝑓𝑓 ⋅ 𝑊𝑒𝑓𝑓
[𝑉 ] (4)
where, 𝑁𝐴, 𝐿𝑒𝑓𝑓 and 𝑊𝑒𝑓𝑓 are the average channel doping,
effective channel length and width respectively.
The effect of within die variations are analysed, by varying
only the gate length of different transistors using a spatial
correlation model [17]. As pointed out by several publications,
gate length is a leading source of process variation and it has
shown correlated variation effects due to lithography [27]–[29].
The spatial correlation model that correlates the gate length
of different transistors within the same die is given by the
following relationship:
𝜌 =
{
1 −
𝑥
𝑋𝐿
(1 − 𝜌𝐵),𝑥 ≤ 𝑋𝐿 (5)
𝜌𝐵,𝑥 ≥ 𝑋𝐿 (6)
where, 𝜌 is the correlation co-efﬁcient that relates the gate
length of different transistors, 𝑋𝐿 is the correlation length,
𝜌𝐵 is the correlation baseline and 𝑥 is the separation between
transistors.
Variations in supply voltage and temperature are not con-
sidered in this paper. This model can be extended to take into
account such variations as well. Eq. (1) can be used to take into
account supply voltage variation in a straight forward manner,
for example the parameter V𝑑𝑠 changes with supply voltage.
Temperature variation can be incorporated in Eq. (1) by using
temperature dependent transistor models of saturation velocity,
mobility and source/drain resistance, as described in BSIM4
transistor model [16].
V. EXPERIMENTAL RESULTS
All experiments are conducted using a 65-nm ST Micro-
electronics gate library using the PTM transistor models [21].
The gate library consists of a variety of gates including
simple (NAND, NOR, INV) and compound gates (AO22,
OA22 etc.), each with different drive strengths. For illustration
purposes 1.2-V is used as the nominal operating voltage in all
experiments. The ﬂow of the proposed modeling technique
is shown in Fig. 9. The ﬂow inputs are the required gate
library and the transistor models and the output is the critical
resistance of the bridge defect, which gives indication of the
defect behaviour due to process variation. The ﬂow has four
main blocks as marked in Fig. 9. The bridge fault-site is
generated by randomly selecting (driving and driven) gates
from the gate library, using 𝑛 driven gates per fanout, where
𝑛 ∈ [1,5] and only non-feedback bridges are generated by
the bridge fault-site generator. Each of the driving gate is
assigned a random input, while ensuring that the two nets are
driven at opposite logic values to activate the bridge fault.
This setup uses 350 fault-sites for each experiment because
it was shown in [7] that the average number of fault-sites per
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Model card
Gate library
Logic Threshold 
Voltage Generator
Critical Resistance Calculator (Eq. 3)
Process Variation 
Induced Logic Faults
(Critical Resistance)
Process Variation
Permutation Generator
(Table I and Monte Carlo)
Bridge Fault Site
Generator
Vds Approximation 
(Fig. 7, Fig. 8)
BSIM4 I-Vds Model
(Eq. 1)
Fig. 9. Flow for Process Variation-aware Bridge Defect Modeling.
design is less than 300 with coupling capacitance based layout
extraction of bridges using ISCAS 85, 89 benchmarks. For a
given fault-site, the logic threshold voltages of the driven gate
inputs’ are simulated by HSPICE to achieve higher accuracy,
by the logic threshold generator (Fig. 9). The effect of process
variation is incorporated by the process variation permutation
generator. It varies three parameters (L, 𝑉𝑡ℎ and 𝜇𝑒𝑓𝑓)u s i n g
Gaussian distribution with mean and standard deviation as
shown in Table I. In total 600 permutations per fault-site are
generated through Monte-Carlo simulation. The number of
permutations are based on a recent study, which shows that
the probability of generating a unique logic fault follows the
law of diminishing returns, as it reduces signiﬁcantly after 500
permutations [20]. The outputs of these three blocks are fed
to the critical resistance calculator (Fig. 9), that uses BSIM4
I-V𝑑𝑠 transistor model (Eq. (1)) and the V𝑑𝑠 approximation
method (Fig. 7 and Fig. 8) to generate all process-variation
induced logic faults along with their critical resistances. All
experiments are conducted on Intel Xeon Quad Core 2.7 GHz
processor with 12 GB RAM.
This setup is used to conduct two experiments. The ﬁrst
experiment (Section V-A) validates the proposed modeling
technique by comparing the results with HSPICE in nominal
operating conditions and under the inﬂuence of process vari-
ation. The second experiment (Section V-B) shows the effect
of spatially correlated process parameter ﬂuctuations on the
behaviour of resistive bridge, and compares the outcome with
the ﬁndings of the ﬁrst experiment.
A. Validations of the Proposed Modeling Technique
The proposed modeling technique is validated by comparing
the results with HSPICE in nominal operating conditions and
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Fig. 10. Nominal operating conditions: proposed technique and HSPICE.
then under the inﬂuence of process variation by using un-
correlated parameter ﬂuctuations of three parameters (L, 𝑉𝑡ℎ
and 𝜇𝑒𝑓𝑓).
1) Nominal Operating Conditions: For the nominal oper-
ating conditions, the proposed model is used to calculate the
critical resistance and the results are compared with HSPICE
for 350 different fault-sites. The outcome is shown in Fig. 10. It
can be seen that the proposed model performs very well and
high accuracy is achieved in comparison to HSPICE for all
350 fault-sites. These results are further elaborated in Table II,
which shows the calculated critical resistance for 6 fault-
sites. These fault-sites include a number of cases where high
approximation error is expected due to transistors in series.
From Table II, it can be seen that the difference in calculated
critical resistance varies from 4Ω to 12Ω, when compared
with HSPICE, leading to calculation error of 0.1% to 0.8%
respectively. The maximum difference is in case of a bridge
driven by a 3-Input NOR gate and a 3-Input NAND gate
(0.8%). This is because 3 transistors are in series in the pull-
up and pull-down networks of the gates driving high and low
respectively, and each transistor requires V𝑑𝑠 approximation
using the method shown in Fig. 8, to calculate the critical
resistance of the bridge. This particular case also shows the
maximum difference in critical resistance calculation, out of
all the fault-sites considered in nominal operating conditions.
This shows that the proposed technique is accurate in nominal
operating conditions with maximum difference of 0.8% in
critical resistance calculation when compared with HSPICE.
2) Operating Conditions under Process Variation: The pro-
posed technique is validated under the inﬂuence of process
variation by considering variations of the three un-correlated
parameters (L, V𝑡ℎ, 𝜇𝑒𝑓𝑓) by using the process variation inte-
grator as shown in Fig. 9. Recent research has shown that it is
sufﬁcient to consider 3𝜎 variation of process parameters, when
modeling process variation for logical part of the design [7],
[30], and higher variation effects (6𝜎 or more) are considered
for (SRAM and Flash) memories [4]. This work also deals
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NOMINAL OPERATING CONDITIONS: HSPICE RESULTS IN COMPARISON TO
THE PROPOSED MODEL.
R𝑐𝑟𝑖𝑡, Ω
Driving Gates Boolean Proposed Error
(D1,D 2) Input(s) HSPICE Model %
INV,
INV 0 1 1661 1657 0.24
INV,
2-Input NAND 0 1, 1 1232 1224 0.65
2-Input NAND,
2-Input NAND 0, 0 1, 1 3752 3748 0.1
2-Input NOR,
2-Input NAND 0, 0 1, 1 2104 2093 0.52
2-Input NOR,
3-Input NAND 0, 0 1, 1, 1 1655 1647 0.48
3-Input NOR,
3-Input NAND 0, 0, 0 1, 1, 1 1500 1512 0.8
with the logical part of the design, which is why we have
also considered 3𝜎 variation effects. The results are shown
in Table III for the same set of fault-sites as in Table II. It
shows the calculated critical resistance under the inﬂuence
of process variation for the two techniques (PM (Proposed
Modeling Technique) and HSPICE). The low and high values
of R𝑐𝑟𝑖𝑡 represent the minimum and maximum values of
critical resistance, as a result of variations. It can be seen that
the minimum and maximum differences are 1.4 Ω and 104 Ω
respectively, which is also the maximum difference observed
for all 350 fault-sites. It should be noted that bridge fault is
detected over a range of resistance values and a test is not for
a speciﬁc (discrete) resistance, as shown in [12]. For example,
all bridges with resistance values R𝑠ℎ ∈ [0, R𝐼3] (Fig. 2) are
detectable with the same test. This means that the difference in
resistance values (Table II, Table III) in between the proposed
model and HSPICE does not necessarily mean loss of test
coverage. Next, to observe the effect of process variation on
critical resistance of a bridge, we used a fault-site with two
inverters as driving gates and only one gate is used as a driven
gate. The change in critical resistance is shown in Fig. 11, as
can be seen the proposed model achieves very high accuracy
when compared with HSPICE.
The last column of Table III shows the simulation time of
the two techniques. To demonstrate the relative speedup in
critical resistance calculation using the proposed technique, the
simulation time of logic threshold generation is excluded as it
is the same for both, either by using pre-computed database
or HSPICE at runtime. It can be seen that the proposed
technique is approximately 9 times faster than HSPICE and
in general, 7 times faster for 350 fault-sites. However, when
the logic threshold generation time is included using HSPICE
at runtime, the relative speed up is more than 10% for all 350
fault-sites, when considering upto 5 driven gates per bridged
net. We are currently investigating more efﬁcient ways for
TABLE III
HSPICE RESULTS IN COMPARISON TO THE PROPOSED TECHNIQUE USING
3𝜎 VARIATIONS OF UN-CORRELATED PARAMETERS (L, V𝑡ℎ, 𝜇𝑒𝑓𝑓).
3𝜎 Variation
Driving Gates R𝑐𝑟𝑖𝑡 (Ω)
(D1,D 2) Mechanism Low High Time (s)
INV, PM 95 7557 15.7
INV HSPICE 99 7574 292.4
INV, PM 410 9757 21.2
2-Input NAND HSPICE 406 9762 311.2
2-Input NAND, PM 2548 14004 73
2-Input NAND HSPICE 2569 13900 315.2
2-Input NOR, PM 61.6 11998 33.3
2-Input NAND HSPICE 56 12080 309.1
2-Input NOR, PM 60 13544 33.4
3-Input NAND HSPICE 67 13440 296
3-Input NOR, PM 75 13159 38.8
3-Input NAND HSPICE 73.6 13090 329.4
*P M→ Proposed Modeling Technique
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Fig. 11. The effect of process variation on the critical resistance of a bridge
driven by two inverters.
logic threshold generation than pre-computed databases or
runtime HSPICE. These results clearly show that the proposed
technique is sufﬁciently accurate and signiﬁcantly faster than
HSPICE.
As described in Section II, the newly generated logic faults
(leading to test escapes) are due to change in gate output
voltages (V0 and V1 as in Fig. 1) of the driving gates and
logic threshold voltages of the driven gates. We analyzed the
effect of process variation on these two parameters and the
results are shown in Table IV for 1𝜎 variation around mean.
The change in gate output voltage is simulated by using the
proposed model with R𝑠ℎ =0 Ω(V0=V1) on 350 fault-sites.
The effect of logic threshold variation is simulated by HSPICE
for each gate input of all the gates in the gate library. On
average, the logic threshold voltage varies in the range of [-
4%, 3.7%] around the mean, and it is lower than the gate
output voltage variation, which on average varies in the range
of [-17.6%, 18%]. The experimental results discussed in this
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EFFECT ON GATE OUTPUT VOLTAGE (V0) AND LOGIC THRESHOLD
VOLTAGE (L𝑡ℎ) DUE TO 1𝜎 UN-CORRELATED PARAMETER FLUCTUATIONS.
V𝑡ℎ, 𝐿 and 𝜇𝑒𝑓𝑓
Parameter Range Low High
Min. -3% 2.8%
V0 (R𝑠ℎ = 0 Ω) Max. -24.8% 30%
Avg. -17.6% 18.0%
Min. -0.5% 0.2%
Logic Threshold Max. -13.3% 13.2%
Avg. -4% 3.7%
section clearly demonstrate the efﬁciency (speed and accuracy)
of the proposed modeling technique in comparison to HSPICE.
B. Effect of Spatially Correlated Parameter Fluctuations
Gate length is a leading source of variation that shows
correlated variation effects due to lithography [17] and its
effect is examined in this experiment. We investigated the
effect of within die spatial correlation using the proposed
model2 to compare its effect with un-correlated parameter
ﬂuctuations on resistive bridges. This is analyzed by varying
(3𝜎) the gate length “L” using a spatial correlation model
described in Section IV-B, with 600 permutations per fault-site.
The correlation coefﬁcient 𝜌 is calculated using Eq. (5) and
Eq. (6) respectively, with 𝜌 ≤ 0.8 and the baseline correlation
𝜌𝐵 is 0.2. This is compared with un-correlated 3𝜎 variation of
“L”. Table V shows the results for the same set of fault-sites
as in Table II. As can be seen the un-correlated variation of
“L” results in wider spread than spatially correlated variations.
This is further shown in Fig. 12, which shows the distribution
spread of a bridge critical resistance. Two inverters are driving
this bridge with only one driven gate, and three different
types of variations are used for this purpose: “L” with spatial
correlation (𝜌 ≤ 0.8 and 𝜌𝐵 =0 .2), “L” without spatial
correlation and by using three un-correlated parameters (L,
V𝑡ℎ and 𝜇𝑒𝑓𝑓). As expected, the 3𝜎 variation of L, V𝑡ℎ and
𝜇𝑒𝑓𝑓 results in a much wider spread of critical resistance than
the other two types of variations. From this experiment it can
be observed that the effect of spatial correlation is covered by
considering variations due to three un-correlated parameter (L,
V𝑡ℎ and 𝜇𝑒𝑓𝑓). From test generation point of view, it means
that considering the three un-correlated parameter variations is
likely to cover the complete logic fault domain due to spatially
correlated parameter variation.
In this paper, the effect of uncorrelated and correlated pa-
rameter variation is modeled by using [6] and [17] respectively.
The proposed technique (Fig. 9) is independent of any speciﬁc
variation model and can be used to incorporate the effect of
other parameters using their respective distribution models, for
example as used in [7] and [30].
2Section V-A conﬁrmed the accuracy of the proposed model, which is why
HSPICE is not used in this experiment.
TABLE V
SPATIAL CORRELATION OF “L” USING 3𝜎 VARIATION.
Driving Gate L with SC Un-correlated
(D1, D2) R𝑐𝑟𝑖𝑡 (Ω) 𝜌𝐵 =0 . 2 ,𝜌 ≤ 0.8 L
INV, Low 251 237
INV High 3724 4020
INV, Low 674 537
2-Input NAND High 4396 5009
2-Input NAND, Low 2855 2808
2-Input NAND High 5841 6311
2-Input NOR, Low 331 216
2-Input NAND High 4760 5210
2-Input NOR, Low 270 146
3-Input NAND High 5697 6006
3-Input NOR, Low 243 122
3-Input NAND High 5639 5954
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Fig. 12. Comparison of spatially correlated and un-correlated parameter
ﬂuctuations on the critical resistance of a bridge driven by two inverters.
VI. CONCLUSION
This paper has presented a modeling technique that takes
into account the effect of process variation on resistive bridge
defects. The modeling technique employs an accurate BSIM4
(I-V𝑑𝑠) transistor model that is applicable in all operating
regions and accurately relates the inter-dependencies between
different transistor parameters by integrating advanced models
that relate different electrical parameters with device structure.
The effect of process variation is modeled by using three
transistor parameters: L, 𝑉𝑡ℎ and 𝜇𝑒𝑓𝑓, using Gaussian dis-
tribution. The experiments conducted on a 65-nm gate library
show that it is fast (average is 7 times faster) and accurate
(worst case is 0.8% error in critical resistance calculation)
when compared with HSPICE simulation results in identical
operating conditions. The effect of spatial correlation between
the gate length of different transistors on the same die is found
to be covered by the variation effects of the three (L, 𝑉𝑡ℎ and
Paper 10.2 INTERNATIONAL TEST CONFERENCE 9𝜇𝑒𝑓𝑓) mutually independent parameters. Therefore a test for
these three parameters is likely to cover all the logic faults
due to within die spatial correlation.
The proposed modeling technique has been demonstrated
on a 65-nm gate library, and it can be used for evaluating
the impact of process variation on bridge defect using other
technology nodes. The ﬂow (Fig. 9) will require a gate library
with respective transistor model card and appropriate values of
mean and standard deviation for the three transistor parameters
(Table I). Our continuing work includes developing a fault
simulator and test generation methods for static and dynamic
test that incorporates the proposed modeling technique to
maintain the quality of manufacturing test in the presence of
process variation.
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